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Abstract. The need for higher communications speed,
heterogeneous integration and further miniaturisation
have increased demand in developing new 3D integrated
packaging technologies which include wafer-level moulding
and chip-to-wafer interconnections. Wafer-level moulding
refers to the embedding of multiple chips or heteroge-
neous systems on the wafer scale. This can be achieved
through a relatively new technology consisting of ther-
mal compression moulding of granular or liquid epoxy
moulding compounds. Experimental measurements from
compression moulding on 8” blank wafers have shown
an unexpected tendency to warp into a cylindrical-shape
following cooling from the moulding temperature to room
temperature. Wafer warpage occurs primarily as a result
of a mismatch between the coefficient of thermal expansion
of the resin compound and the Si wafer. This paper will
delve into possible causes of such asymmetric warpage
related to mould, dimensional and material characteristics
using finite element (FE) software (ANSYS Mechanical).
The FE model of the resin on wafer deposition will be
validated against the measurement results and will be used
to deduce appropriate guidelines for low warpage wafer
encapsulation.
Keywords component – 3D packaging – wafe-level mould-
ing – warpage – epoxy moulding compound
1 Introduction
The demands of high functional electronic devices are
indicating a trend towards further miniaturisation and in-
creased performance. In the case of devices for consumer
electronic applications, 80 % of the components are passives
(do not need electrical power to operate) which constitute
70 % of the product assembly cost in today’s mobile phones
(Souriau et al., 2005). This has driven the packaging indus-
try to develop advanced 3D packaging solutions in order
to achieve trade-offs with dimensional requirements, per-
formance maximization, manufacturability, flexibility and
cost. A number of technologies (ex: Embedded Wafer Level
Ball Grid Array (eWLB) by Infineon (Meyer et al., 2008)
and the Chip in Polymer (CiP) by Fraunhofer IZM, TU
Berlin and Wuerth (Boettcher et al., 2008)) have been de-
veloped on the basis of the two major packaging trends
identified as having low cost potential: large area mould
embedding of laterally placed dies and 3D integration of
vertically stacked dies. Both concepts may also be com-
bined into a stacked wafer-level System-in-Package cou-
pled with the integration of through mould vias (TMVs)
to create the smallest form factor package (Takahashi et
al., 2012). Other variations to this process have been re-
ported, for instance the assembly of vertical interconnect
elements (VIE) instead of laser drilled via interconnections
(Braun et al., 2011). However the back-end processes of
these technologies commonly involve wafer-level die embed-
ding using several applicable packaging techniques falling
under two categories: moulding and liquid encapsulation
such as printing. Moulding techniques which include trans-
fer, film lamination and compression have the advantage
of precise dimensional control, however they are expensive.
Thermosetting polymers, specifically epoxy moulding com-
pounds (EMCs) are the most widely used moulding mate-
rials and their reliability is of crucial importance towards
system functionality (Sadeghinia et al., 2012).
One important requirement of any embedding technol-
ogy is the ability to produce a moulded wafer on which
subsequent wafer-level processes can be carried out with
ease (Kumar et al., 2009). Consequently warpage resulting
from the process-induced residual stresses is of great con-
cern in thin-film packaging (below 1 mm). Room temper-
ature warpage of compression moulded EMC on blank Si
wafers has been reported to be significant by Tomita et al.
(2012), Takahashi et al. (2012) and Kumar et al. (2009). In
this paper the warpage issues concerning wafer-level ther-
mal compression moulding will be discussed whereby a fi-
nite element technique used to simulate the cooling of the
moulded wafer from the moulding temperature to room
temperature will be presented.
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2 Problem overview
Like in any polymer, EMC consists of an amorphous
molecular structure which may exist either in a solid/glassy
state or a liquid/rubbery state with the glass temperature,
TG defining the transformation between the two states.
Moreover the thermosetting properties of EMC signify that
molecular structures readily crosslink when heated above
TG through an exothermic reaction known as the curing
process with the aid of a catalyst. In order to reduce pro-
cessing time (the time required for the epoxy to reach the
fully cured state and hence maximize its material proper-
ties), external heat is supplied during compression mould-
ing to raise the temperature of the moulding compound.
2.1 Compression Moulding
The basic process flow in compression moulding for pack-
aging applications, schematically displayed in Figure 1 can
be described as follows (Matsutani, 2009):
1. wafer substrate is supplied face down to the top mould
die;
2. a precise amount of the required EMC is prepared be-
fore it is inserted into the bottom mould die chase;
3. the substrate is clamped as the mould begins to close
while vacuum is applied to remove gases and moisture
emitted by the compound;
4. after the mould is completely closed, it is heated to
the moulding temperature Tm and kept constant for a
specific amount of time to initiate curing of the com-
pound;
5. after curing at Tm is completed the mould is opened to
release the moulded substrate allowing it to be cooled
in air to room temperature.
Figure 1: Compression moulding process flow showing (a) the
material preparation stage, (b) vacuum, compression and heat-
ing stage and (c) final release stage (Tomita et al., 2012).
Compression moulding essentially results in the bond-
ing of two materials having dissimilar thermo-mechanical
properties. From the moment that curing is initiated dur-
ing the mould heating stage, the compound’s resistance to
deformation starts to increase. Given that the coefficient
of thermal expansion of EMC, CTEEMC differs from that
of silicon, CTESi, internal stresses are developed in the
moulded wafer during the curing and cooling stages result-
ing in room temperature warpage. A closed-form math-
ematical solution of the radius of curvature of the defor-
mation of a bi-material beam under a temperature varia-
tion, ∆T , was derived by Timoshenko (Timoshenko, 1925),
where the deformation is directly proportional to the beam
length, CTEEMC – CTESi, ∆T and inversely proportional
to the total moulded wafer thickness. It is additionally de-
pendent on the bending properties and therefore on the
characteristic length and Young’s modulus.
2.2 Observation of Warpage
Warpage analysis of the moulded Si disc-shaped wafer
using analytical calculations is not straight forward. One
of the reasons is that the volume change is not constant
during the moulding cycle as shown in Figure 2. During
the heating stage from room temperature to Tm the com-
pound is largely in the liquid state (above TG) thus having a
linear but relatively high thermal expansion. At the curing
stage, the formation of crosslinks results in an isothermal
volumetric shrinkage, s . During the cooling stage, the
thermal shrinkage of the fully cured material is significantly
lower than the thermal expansion during heating. However
in the case that Tm is higher than TG, CTEEMC will vary
with temperature. A substantial reduction in CTEEMC
takes place due to the glassy state transition occurring as
the viscoelastic material approaches TG (see 3).
Figure 2: Volume changes during heating (5 ◦C/min; cool-
ing and shrinkage during isothermal cure of EMC (TG=120
◦C)
(Sadeghinia et al., 2012).
The problem of warpage in wafer-level embedding has
been recently investigated both experimentally and nu-
merically. Test samples from the back-end process for
the stacked TSV- Wafer-level Chip Scale Package (WCSP)
platform were presented by Texas Instruments Inc. (Taka-
hashi et al., 2012). Warpage measurements of 8”
moulded wafers without stacked chips were found to be
as high as 6 mm (EMC thickness: 200 µm, Si thickness:
100 µm). Moreover for all moulded wafers with and without
the stacked chips a convex cylindrical-shape deformation
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Figure 3: Linear CTE of unfilled and filled EMC vs. temper-
ature (TG = 120
◦C) (Sadeghinia et al., 2012).
shown in Figure 4 was consistently observed. Warpage was
found to increase with an increase in TG and elastic modu-
lus and a decrease in CTEEMC . Furthermore the effect of
post-mould grinding resulted in a deformation increase in
accordance with the Timoshenko’s analytical formulation.
Similarly Tomita et al. (2012) carried out wafer-level
compression moulding whereby the mould thickness uni-
formity was analysed. This was carried out by measuring
the mould deposition thickness at specific radial locations.
It was found that a one-directional mould thickness gradi-
ent was consistently observed suggesting potential effects
due to mould die design and calibration. Other warpage
measurements on wafer-level moulding were also carried
out by Kumar (Kumar et al., 2009) using infrared inter-
ferometry where a warped shape similar to that of Taka-
hashi et al. (2012) was observed. It was also suggested
that the thermo-mechanical stresses can be reduced either
by adding a low filler content in order to reduce the Young’s
modulus of the epoxy moulding compound and thus reduce
its resistance to deformation or by adding a high filler con-
tent to reduce CTEEMC and hence the thermal expansion
mismatch within the moulded wafer.
With regards to numerical modelling although the effect
of the viscoelastic properties of EMC has been simulated
at die level [18], little has been published on the finite el-
ement analysis of wafer-level compression moulding. The
difficulties in replicating the room temperature deformed
shape of the moulded wafer were discussed by Mallik and
Stout (2010), Mallik et al. (2014). Due to the fact that the
cylindrical-shape is not the only and most likely numeri-
cally stable solution, a number of simulation tricks using
the ANSYS Mechanical solver were proposed in order to
produce a steady and stable cylindrical-shape instead of a
bowl-shaped deformation (Mallik and Stout, 2010). Mallik
et al. (2014) showed that a good comparison was achieved
between the results from FE simulations and measurements
for an Al-coated Si wafer.
Figure 4: Blank moulded wafer warpage: Si - 100 µm, EMC -
200µm (Takahashi et al., 2012).
3 Finite element modelling of
Moulded Wafer
Finite element analysis was carried out using the ANSYS
mechanical solver within ANSYS Workbench v14 in order
to validate measurement results on compression moulded
wafers (similar to that depicted in Figure 4) carried out by
ST Microelectronics Malta, to test possible causes leading
to room temperature warpage and finally to propose im-
provements which may lead to a reduction in warpage to
acceptable production limits.
A static structural simulation was carried out on a model
of an 8” (0.2032 m) diameter disc consisting of stacked lay-
ers of the epoxy moulding compound and Si. With refer-
ence to Figure 4, the EMC layer in the FE model covers
the entire wafer while the notch marking the wafer’s crys-
tal orientation was assumed to have a negligible effect on
the moulded wafer warpage. Both surface and solid mod-
elling approaches were investigated using different element
types. In the case of the former a layered shell element
(SHELL181) (n.d.) was utilised which enables a layered
section to be prescribed to a 2D surface mesh. SHELL181
is typically used for modelling composite shells or sandwich
construction and its accuracy is governed by the first-order
shear deformation theory (n.d.). Therefore for the layered
section function available with ANSYS Mechanical v14, the
thicknesses and material type of the respective layers may
be inputted in tabular format. The second approach con-
sists of modelling a solid disc using SOLID185 elements
whereby the thickness of the EMC and Si layers is pre-
scribed via extrusion.
The following is a description of the properties of the
moulding compound and Si wafer prescribed to the previ-
ously mentioned models. In the case of EMC the elastic
modulus is considered to be isotropic and varies linearly
from room temperature to Tm, the rubbery state linear
coefficient of thermal expansion (CTEEMC,2) is constant
above TG and the glassy state linear coefficient of ther-
mal expansion (CTEEMC,1) is constant below TG. Silicon
has anisotropic properties however in the case where thin
plates have symmetric boundary conditions, the elastic de-
formation of such structures can be evaluated using the
symmetric biaxial modulus. Therefore the Si properties
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for the FE model consist of an isotropic elastic modulus
based on the thin film biaxial modulus for a (100) Si wafer:
180 GPa (Hopcroft et al., 2010); together with a constant
linear coefficient of thermal expansion. From the exper-
iments, negligible warpage was observed as the moulded
wafer is released from the mould die and hence Tm was set
as the stress free temperature for both EMC and Si.
The mesh construction is of crucial importance in FE
modelling in order to ensure that solution convergence is
achieved. A mapped mesh with quadrilateral shaped ele-
ments was created for the two previously mentioned mod-
elling approaches. This was carried out by dividing the
geometry into 4-edged surfaces/solid bodies to produce an
O-mesh displayed in Figure 5. The grid refinement could
thus be varied by specifying the number of elements on
the body edges. A mesh independence study was also car-
ried out to ensure that the solution does not change with
further mesh refinement. For this study only the element
dimensions in the x and y-directions were altered, while the
element dimension in the z-direction was kept equal to the
respective layer thickness.
Figure 5: O-mesh with SOLID185 elements
4 Finite element model of moulded
wafer: results
The moulded wafer model was initially subjected to a
steady state thermal load varying from 175 ◦C to 25 ◦C
in order to simulate the cooling stage during the mould
process. Good agreement was obtained in the resultant
out-plane deformation between the surface (using shell el-
ements) and solid models simulated. Preliminary results
show that a bowl-shaped warped moulded wafer is ob-
tained when considering isotropic and linear elastic mate-
rial properties for both EMC and the Si wafer. Additionally
simulations carried out by considering silicon’s anisotropy
in terms of orthotropic material constants resulted in the
same warped shape. This implies that in order to generate
the cylindrical-shape, anisotropy has to be prescribed ei-
ther through solver ‘tricks’ described by Mallik and Stout
(2010) whereby ‘symmetry-breaking’ forces are applied to
the moulded wafer during simulated cooling to room tem-
perature which are then removed to obtain the final solu-
tion, or by process-related effects observed from the mea-
surements. In fact, the warped shape shown in 6 was ob-
tained by fixing the displacements in all directions of the
nodes on the surface of the silicon side along the wafer cen-
tre line. It should also be noted that the moulded wafer FE
model returns back to the stress-free condition once the dis-
placement constraints are removed at room temperature.
Good agreement was obtained between the measurement
and numerical results obtained from the 4 moulded wafers
listed in Table 1 where the maximum difference between
both sets of data was below 5 %.
Compared to the moulded wafer shown in Figure 4, the
EMC layer covers the entire wafer in the case of the FE
model of Figure 5. A modification to the model whereby
the diameter of the EMC layer was reduced by 10 mm
showed that the EMC-free wafer edge does not alter the
simulation results with and without the displacement con-
straints applied at the wafer centre-line.
A parametric analysis was carried out in order to eval-
uate the dependence of warpage on the thickness of the Si
wafer and mould cap using the moulding compounds con-
sidered in the experimental moulding trials. From these
results it can be deduced that the warpage is proportional
to the ratio of the mould cap thickness to the wafer thick-
ness as shown in Figure 7. Warpage is also inversely pro-
portional to the total thickness of the moulded wafer (Fig-
ure 8) in accordance with the 2D bi-material beam theory
by Timoshenko (Timoshenko, 1925). The results also con-
firm that (Tm–TG) is significantly important in determin-
ing the total thermal contraction during the cooling stage
of moulding process. Furthermore a higher elastic modulus
for EMC results in increased deformation of the moulded
wafer.
The 3D model was also modified in order to simulate the
variation in the mould thickness deduced from measure-
ments obtained along the circumference of the moulded
wafer. Although initial indications show that the effect of
non-planar mould thickness on the warped shape is negli-
gible, further measurements and simulations are required
to test this hypothesis.
Figure 6: Directional Deformation (Z-Axis) (m) for Moulded
Blank Wafer (Si: 375µm, EMC 200 µm).
10.7423/XJENZA.2014.2.06 www.xjenza.org
Warpage issues in large area mould embedding technologies 42
Table 1: FE model (using SOLID185 elements) validation against measurement trials.
Wafer thickness EMC thickness Mould Temperature Warpage % Error
µm µm ◦C Measurements FE model
700 300 175 2 2.091 4.550
375 300 175 9.5 9.847 3.653
375 200 175 6.5 6.803 4.662
280 200 175 11 11.296 2.695
Figure 7: Warpage results against ratio of EMC thickness to Si
thickness at Tm = 175 ◦C and total mould thickness of 0.48 mm.
Figure 8: Warpage results against total moulded wafer thick-
ness at Tm = 175 ◦C and ratio of EMC to Si thickness of 0.714.
5 Conclusion
Wafer-level embedded moulding is a relatively new tech-
nology with great potential towards the development of low
cost 3D integration. However the complex properties of the
moulding compound compared to those of the Si wafer re-
sult in significant warpage at room temperature hampering
the subsequent processing of the embedded dies. Therefore
the moulding properties of the EMC need to be fully un-
derstood in order to optimise the compression moulding
technique. Through finite element simulations and exper-
imental observations, it was deduced that the warpage of
wafer-level moulded blank wafers can be reduced by:
 increasing the total thickness of the moulded wafer;
 decreasing the ratio of the mould cap thickness to the
wafer thickness;
 reducing the total thermal expansion of the moulding
compound from the moulding temperature to room
temperature. This can be reduced by choosing a
moulding compound with the lowest (Tm – TG);
 decreasing the elastic modulus of moulding compound.
Apart from optimisation of the EMC material proper-
ties and layer thicknesses, other possible techniques can
be adapted to this moulding process which may lead to a
reduction in the overall warpage. For instance dicing the
wafer prior to moulding would highly alleviate the build-up
of stress over the entire wafer (Tomita et al., 2012). More-
over reinforcement of the moulding compound by means of
glass or carbon fibres would significantly increase the stiff-
ness and hence the resistance to deformation of the mould
layer (Kim, 2012). Further work will be carried out to anal-
yse possible causes leading to the warped shaped at room
temperature such as non-planarity in the mould cap thick-
ness. This will entail more detailed measurements of the
moulded wafer thickness. Simulations will subsequently be
carried out on a moulded wafer with embedded dies.
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